Initial commit

_template_iverilog/testbench.sv

@@ -0,0 +1,13 @@
+`timescale 1ps/1ps
+
+/* verilator lint_off DECLFILENAME */
+/* verilator lint_off MULTITOP */
+/* verilator lint_off STMTDLY */
+/* verilator lint_off INFINITELOOP */
+/* verilator lint_off INITIALDLY */
+
+module testbench;
+    initial begin
+        $finish;
+    end
+endmodule