Add Verilator support
This commit is contained in:
11
_web_server/server/top_iverilog.sv
Normal file
11
_web_server/server/top_iverilog.sv
Normal file
@@ -0,0 +1,11 @@
|
||||
`timescale 1ps/1ps
|
||||
|
||||
module __@TOPMODULE@__;
|
||||
logic clock = 1'b0;
|
||||
initial forever #(5ns) clock = ~clock;
|
||||
@TOPMODULE@ @TOPMODULE@ (clock);
|
||||
initial begin
|
||||
$dumpfile("@WORKDIR@/@TOPMODULE@.vcd");
|
||||
$dumpvars(0, @TOPMODULE@);
|
||||
end
|
||||
endmodule
|
||||
Reference in New Issue
Block a user