14 lines
271 B
Systemverilog
14 lines
271 B
Systemverilog
|
`timescale 1ps/1ps
|
||
|
|
|
||
|
|
/* verilator lint_off DECLFILENAME */
|
||
|
|
/* verilator lint_off MULTITOP */
|
||
|
|
/* verilator lint_off STMTDLY */
|
||
|
|
/* verilator lint_off INFINITELOOP */
|
||
|
|
/* verilator lint_off INITIALDLY */
|
||
|
|
|
||
|
|
module testbench;
|
||
|
|
initial begin
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
endmodule
|