Files
simbench/test-verilator5/Makefile

20 lines
413 B
Makefile
Raw Normal View History

TOP_MODULE = top
2023-06-11 16:15:40 +03:00
SOURCES = top.sv
2023-06-11 16:15:40 +03:00
FLAGS_FILE = ../source/sources.f
INCLUDES =
2023-06-17 10:56:00 +03:00
PARAMS :=
THREADS := 1
2023-06-11 16:15:40 +03:00
FLAGS = -Wno-WIDTH --top-module $(TOP_MODULE) +1800-2017ext+sv \
2023-06-11 16:15:40 +03:00
--timing --Mdir $(TOP_MODULE) -o $(TOP_MODULE) -f $(FLAGS_FILE) \
2023-06-17 10:56:00 +03:00
$(PARAMS) --timescale "1ps/1ps" --threads $(THREADS) -j 0
2023-06-11 16:15:40 +03:00
# FLAGS += --trace
all: $(SOURCES)
verilator $(FLAGS) --binary $(INCLUDES) $(SOURCES)
2023-06-11 16:15:40 +03:00
clean:
rm -rf $(TOP_MODULE)