Files
simbench/test-verilator4/Makefile

20 lines
441 B
Makefile
Raw Normal View History

2023-06-11 16:15:40 +03:00
TOP_MODULE = testbench
SOURCES = top.cpp clock_generator.cpp
FLAGS_FILE = ../source/sources.f
INCLUDES =
2023-06-17 10:56:00 +03:00
PARAMS :=
THREADS := 1
2023-06-11 16:15:40 +03:00
FLAGS = -Wno-WIDTH -cc --top-module $(TOP_MODULE) +1800-2017ext+sv \
--Mdir $(TOP_MODULE) -o $(TOP_MODULE) -f $(FLAGS_FILE) \
$(PARAMS) --timescale "1ps/1ps" --threads $(THREADS) -j 16
2023-06-11 16:15:40 +03:00
# FLAGS += --trace
all: $(SOURCES)
verilator $(FLAGS) --exe --build $(INCLUDES) $(SOURCES)
clean:
rm -rf $(TOP_MODULE)